

## FEATURES

- 7.5 GHz bandwidth
- Maximum PFD frequency of 120 MHz
- Divide ratios of 8, 16, 32, or 64
- 2.7 V to 3.3 V power supply
- Separate charge pump supply ( $V_p$ ) allows extended tuning voltage in 3 V systems
- $R_{SET}$  control of charge pump current
- Hardware power-down mode

## APPLICATIONS

- Satellite communications
- Broadband wireless access
- CATV
- Instrumentation
- Wireless LANs

## GENERAL DESCRIPTION

The **ADF4007** is a high frequency divider/PLL synthesizer that can be used in a variety of communications applications. It can operate to 7.5 GHz on the RF side and to 120 MHz at the PFD. It consists of a low noise digital PFD (phase frequency detector), a precision charge pump, and a divider/prescaler. The divider/prescaler value can be set by two external control pins to one of four values (8, 16, 32, or 64). The reference divider is permanently set to 2, allowing an external  $REF_{IN}$  frequency of up to 240 MHz.

A complete PLL (phase-locked loop) can be implemented if the synthesizer is used with an external loop filter and a VCO (voltage controlled oscillator). Its very high bandwidth means that frequency doublers can be eliminated in many high frequency systems, simplifying system architecture and reducing cost.

## FUNCTIONAL BLOCK DIAGRAM




Figure 1.

04537-001

### Rev. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

# ADF4007\* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

---

## COMPARABLE PARTS

View a parametric search of comparable parts.

## EVALUATION KITS

- ADF4007 Evaluation Board

## DOCUMENTATION

### Application Notes

- AN-30: Ask the Applications Engineer - PLL Synthesizers
- AN-873: Lock Detect on the ADF4xxx Family of PLL Synthesizers

### Data Sheet

- ADF4007: High Frequency Divider/PLL Synthesizer Data Sheet

### User Guides

- UG-158: Evaluation Board for the 7.5 GHz PLL Frequency Synthesizer

## TOOLS AND SIMULATIONS

- ADIsimPLL™
- ADIsimRF

## REFERENCE MATERIALS

### Product Selection Guide

- RF Source Booklet

### Technical Articles

- Phase Locked Loops for High-Frequency Receivers and Transmitters – Part 1
- Phase Locked Loops for High-Frequency Receivers and Transmitters – Part 3
- Phase-Locked Loops for High-Frequency Receivers and Transmitters - Part 2

## DESIGN RESOURCES

- ADF4007 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

## DISCUSSIONS

View all ADF4007 EngineerZone Discussions.

## SAMPLE AND BUY

Visit the product page to see pricing options.

## TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

## DOCUMENT FEEDBACK

Submit feedback for this data sheet.

---

**TABLE OF CONTENTS**

Features .....	1	RF Input Stage.....	9
Applications.....	1	Prescaler P .....	9
General Description .....	1	R Counter .....	9
Functional Block Diagram .....	1	Phase Frequency Detector (PFD) and Charge Pump.....	9
Revision History .....	2	MUXOUT .....	10
Specifications.....	3	Applications Information .....	11
Absolute Maximum Ratings.....	4	Fixed High Frequency Local Oscillator.....	11
ESD Caution.....	4	Using the ADF4007 as a Divider .....	12
Pin Configuration and Function Descriptions.....	5	PCB Design Guidelines for Chip Scale Package.....	13
Typical Performance Characteristics .....	7	Outline Dimensions .....	14
Theory of Operation .....	9	Ordering Guide .....	14
Reference Input Section.....	9		

**REVISION HISTORY**

**7/12—Rev. A to Rev. B**

Changes to Figure 2.....	5
Changed Applications Section to Applications Information Section.....	11
Updated Outline Dimensions (Changed CP-20-1 to CP-20-6).....	14
Changes to Ordering Guide .....	14

**12/09—Rev. 0 to Rev. A**

Added Exposed Pad Notation to Figure 2 and Table 3.....	5
Changes to Table 5.....	6
Changes to Ordering Guide .....	14

**2/04—Revision 0: Initial Version**

## SPECIFICATIONS

$AV_{DD} = DV_{DD} = 3 V \pm 10\%$ ,  $AV_{DD} \leq V_P \leq 5.5 V$ ,  $AGND = DGND = CPGND = 0 V$ ,  $R_{SET} = 5.1 k\Omega$ , dBm referred to  $50 \Omega$ ,  
 $T_A = T_{MAX}$  to  $T_{MIN}$ , unless otherwise noted.

Table 1.

Parameter	B Version <sup>1</sup>	Unit	Test Conditions/Comments
<b>RF CHARACTERISTICS</b>			
RF Input Frequency (RF <sub>IN</sub> )	1.0/7.0	GHz min/max	RF input level: +5 dBm to –10 dBm
RF Input Frequency	0.5/7.5	GHz min/max	RF input level: +5 dBm to –5 dBm, for lower frequencies, ensure that slew rate (SR) > 560 V/μs
<b>REF<sub>IN</sub> CHARACTERISTICS</b>			
REF <sub>IN</sub> Input Sensitivity	0.8/V <sub>DD</sub>	V p-p min/max	Biased at $AV_{DD}/2^2$
REF <sub>IN</sub> Input Frequency	20/240	MHz min/max	For f < 20 MHz, use square wave (slew rate > 50 V/μs)
REF <sub>IN</sub> Input Capacitance	10	pF max	
REF <sub>IN</sub> Input Current	±100	μA max	
<b>PHASE DETECTOR</b>			
Phase Detector Frequency <sup>3</sup>	120	MHz max	
<b>MUXOUT</b>			
MUXOUT Frequency <sup>3</sup>	200	MHz max	C <sub>L</sub> = 15 pF
<b>CHARGE PUMP</b>			
I <sub>CP</sub> Sink/Source	5.0	mA typ	With R <sub>SET</sub> = 5.1 kΩ
Absolute Accuracy	2.5	% typ	With R <sub>SET</sub> = 5.1 kΩ
R <sub>SET</sub> Range	3.0/11	kΩ typ	
I <sub>CP</sub> Three-State Leakage	10	nA max	T <sub>A</sub> = 85°C
Sink and Source Current Matching	2	% typ	0.5 V ≤ V <sub>CP</sub> ≤ V <sub>P</sub> – 0.5 V
I <sub>CP</sub> vs. V <sub>CP</sub>	1.5	% typ	0.5 V ≤ V <sub>CP</sub> ≤ V <sub>P</sub> – 0.5 V
I <sub>CP</sub> vs. Temperature	2	% typ	VCP = V <sub>P</sub> /2
<b>LOGIC INPUTS</b>			
V <sub>IHR</sub> Input High Voltage	1.4	V min	
V <sub>IL</sub> Input Low Voltage	0.6	V max	
I <sub>IHR</sub> , I <sub>INL</sub> Input Current	±1	μA max	T <sub>A</sub> = 25°C
C <sub>IN</sub> Input Capacitance	10	pF max	
<b>LOGIC OUTPUTS</b>			
V <sub>OHR</sub> Output High Voltage	V <sub>DD</sub> – 0.4	V min	I <sub>OH</sub> = 100 μA
V <sub>OL</sub> Output Low Voltage	0.4	V max	I <sub>OL</sub> = 500 μA
<b>POWER SUPPLIES</b>			
AV <sub>DD</sub>	2.7/3.3	V min/max	
DV <sub>DD</sub>	AV <sub>DD</sub>		
V <sub>P</sub>	AV <sub>DD</sub> /5.5	V min/max	AV <sub>DD</sub> ≤ V <sub>P</sub> ≤ 5.5 V
I <sub>DD</sub> <sup>4</sup> (AI <sub>DD</sub> + DI <sub>DD</sub> )	17	mA max	15 mA typ
I <sub>P</sub>	2.0	mA max	T <sub>A</sub> = 25°C
<b>NOISE CHARACTERISTICS</b>			
Normalized Phase Noise Floor <sup>5</sup>	–219	dBc/Hz typ	

<sup>1</sup> Operating temperature range (B version) is –40°C to +85°C.

<sup>2</sup> AC coupling ensures  $AV_{DD}/2$  bias. See Figure 13 for typical circuit.

<sup>3</sup> Guaranteed by design. Characterized to ensure compliance.

<sup>4</sup> T<sub>A</sub> = 25°C; AV<sub>DD</sub> = DV<sub>DD</sub> = 3 V; N = 64; RF<sub>IN</sub> = 7.5 GHz.

<sup>5</sup> The synthesizer phase noise floor is estimated by measuring the in-band phase noise at the output of the VCO, PN<sub>TOT</sub>, and subtracting 20logN (where N is the N divider value) and 10logFPFD.  $PN_{SYNTH} = PN_{TOT} - 10\log F_{PFD} - 20\log N$ . The in-band phase noise (PN<sub>TOT</sub>) is measured using the HP8562E Spectrum Analyzer from Agilent.

## ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$ , unless otherwise noted.

Table 2.

Parameter	Rating
$AV_{DD}$ to GND <sup>1</sup>	-0.3 V to +3.6 V
$AV_{DD}$ to $DV_{DD}$	-0.3 V to +0.3 V
$V_p$ to GND	-0.3 V to +5.8 V
$V_p$ to $AV_{DD}$	-0.3 V to +5.8 V
Digital I/O Voltage to GND	-0.3 V to $V_{DD} + 0.3$ V
Analog I/O Voltage to GND	-0.3 V to $V_p + 0.3$ V
$REF_{IN}$ , $RF_{IN,A}$ , $RF_{IN,B}$ to GND	-0.3 V to $V_{DD} + 0.3$ V
Operating Temperature Range	
Industrial (B Version)	-40°C to +85°C
Storage Temperature Range	-65°C to +125°C
Maximum Junction Temperature	150°C
CSP $\theta_{JA}$ Thermal Impedance	122°C/W
Lead Temperature, Soldering	
Vapor Phase (60 s)	215°C
Infrared (15 s)	220°C
Transistor Count	
CMOS	6425
Bipolar	303

<sup>1</sup>GND = AGND = DGND = 0 V.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


This device is a high performance RF integrated circuit with an ESD rating of <2 kV, and it is ESD sensitive. Proper precautions should be taken for handling and assembly.

### ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



- NOTES
1. THE LFCSP HAS AN EXPOSED PADDLE THAT MUST BE CONNECTED TO GROUND.

04637-002

Figure 2. Pin Configuration

Table 3. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	CPGND	Charge Pump Ground. The ground return path of the charge pump.
2, 3	AGND	Analog Ground. The ground return path of the prescaler.
4	RF <sub>INB</sub>	Complementary Input to the RF Prescaler. This point must be decoupled to the ground plane with a small bypass capacitor, typically 100 pF.
5	RF <sub>INA</sub>	Input to the RF Prescaler. This small signal input is ac-coupled to the external VCO.
6, 7	AV <sub>DD</sub>	Analog Power Supply. This pin can range from 2.7 V to 3.3 V. Decoupling capacitors to the analog ground plane should be placed as close as possible to this pin. AV <sub>DD</sub> must be the same value as DV <sub>DD</sub> .
8	REF <sub>IN</sub>	Reference Input. A CMOS input with a nominal threshold of V <sub>DD</sub> /2 and a dc equivalent input resistance of 100 kΩ. This input can be driven from a TTL or CMOS crystal oscillator, or it can be ac-coupled.
9, 10	DGND	Digital Ground.
11, 12	N2, N1	These two bits set the N value. See Table 4.
13, 14	M2, M1	These two bits set the status of MUXOUT and PFD polarity. See Table 5.
15	MUXOUT	This multiplexer output allows either the N divider output or the R divider output to be accessed externally.
16, 17	DV <sub>DD</sub>	Digital Power Supply. This pin can range from 2.7 V to 3.3 V. Decoupling capacitors to the digital ground plane should be placed as close as possible to this pin. DV <sub>DD</sub> must be the same value as AV <sub>DD</sub> .
18	V <sub>p</sub>	Charge Pump Power Supply. This pin should be greater than or equal to V <sub>DD</sub> . In systems where V <sub>DD</sub> is 3 V, it can be set to 5 V and used to drive a VCO with a tuning range of up to 5 V.
19	R <sub>SET</sub>	Connecting a resistor between this pin and CPGND sets the maximum charge pump output current. The nominal voltage potential at the R <sub>SET</sub> pin is 0.66 V. The relationship between I <sub>CP</sub> and R <sub>SET</sub> is $I_{CPMAX} = \frac{25.5}{R_{SET}}$ Therefore, if R <sub>SET</sub> = 5.1 kΩ, then I <sub>CP</sub> = 5 mA.
20	CP	Charge Pump Output. When enabled, this pin provides ±I <sub>CP</sub> to the external loop filter, which in turn drives the external VCO.
21	EP	Exposed Pad.

**Table 4. N Truth Table**

<b>N2</b>	<b>N1</b>	<b>N Value</b>
0	0	8
0	1	16
1	0	32
1	1	64

**Table 5. M Truth Table**

<b>M2</b>	<b>M1</b>	<b>Operation</b>	<b>Description</b>
0	0	CP MUXOUT PFD polarity	Active $V_{DD}$ +ve
0	1	CP MUXOUT PFD polarity	Three-state R divider output/2 +ve
1	0	CP MUXOUT PFD polarity	Active N divider output +ve
1	1	CP MUXOUT PFD polarity:	Active GND -ve

## TYPICAL PERFORMANCE CHARACTERISTICS

Table 6. S-Parameter Data for the RF Input

Frequency <sup>1</sup>	MagS11	AngS11	Frequency <sup>1</sup>	MagS11	AngS11
0.60000	0.87693	-19.9279	4.30000	0.41731	-168.232
0.70000	0.85834	-23.5610	4.40000	0.43126	-174.663
0.80000	0.85044	-26.9578	4.50000	0.42959	-179.797
0.90000	0.83494	-30.8201	4.60000	0.42687	174.379
1.00000	0.81718	-34.9499	4.70000	0.43450	171.537
1.10000	0.80229	-39.0436	4.80000	0.42275	167.201
1.20000	0.78917	-42.3623	4.90000	0.40662	163.534
1.30000	0.77598	-46.3220	5.00000	0.39103	159.829
1.40000	0.75578	-50.3484	5.10000	0.37761	157.633
1.50000	0.74437	-54.3545	5.20000	0.34263	152.815
1.60000	0.73821	-57.3785	5.30000	0.30124	147.632
1.70000	0.72530	-60.6950	5.40000	0.27073	144.304
1.80000	0.71365	-63.9152	5.50000	0.23590	138.324
1.90000	0.70699	-66.4365	5.60000	0.17550	131.087
2.00000	0.70380	-68.4453	5.70000	0.12739	124.568
2.10000	0.69284	-70.7986	5.80000	0.09058	119.823
2.20000	0.67717	-73.7038	5.90000	0.06824	114.960
2.30000	0.67107	-75.8206	6.00000	0.04465	84.4391
2.40000	0.66556	-77.6851	6.10000	0.04376	34.2210
2.50000	0.65640	-80.3101	6.20000	0.06621	4.70571
2.60000	0.63330	-82.5082	6.30000	0.08498	-12.6228
2.70000	0.61406	-85.5623	6.40000	0.10862	-26.6069
2.80000	0.59770	-87.3513	6.50000	0.12161	-38.5860
2.90000	0.56550	-89.7605	6.60000	0.12917	-47.1990
3.00000	0.54280	-93.0239	6.70000	0.12716	-55.8515
3.10000	0.51733	-95.9754	6.80000	0.11678	-63.0234
3.20000	0.49909	-99.1291	6.90000	0.10533	-66.9967
3.30000	0.47309	-102.208	7.00000	0.09643	-75.4961
3.40000	0.45694	-106.794	7.10000	0.08919	-89.2055
3.50000	0.44698	-111.659	7.20000	0.08774	-103.786
3.60000	0.43589	-117.986	7.30000	0.09289	-127.153
3.70000	0.42472	-125.620	7.40000	0.10803	-150.582
3.80000	0.41175	-133.291	7.50000	0.13956	-170.971
3.90000	0.41055	-140.585			
4.00000	0.40983	-147.970			
4.10000	0.40182	-155.978			
4.20000	0.41036	-162.939			

<sup>1</sup>Frequency unit: GHz; parameter type: s; data format: MA; keyword: R; impedance: 50.






Figure 3. Input Sensitivity




Figure 6. Reference Spurs (6.78 GHz  $R_{F_{OUT}}$ , 106 MHz PFD, and 1 MHz Loop Bandwidth)




Figure 4. Phase Noise (6.78 GHz  $R_{F_{OUT}}$ , 106 MHz PFD, and 1 MHz Loop Bandwidth)




Figure 7. Phase Noise (Referred to CP Output) vs. PFD Frequency




Figure 5. Integrated Phase Noise (6.78 GHz  $R_{F_{OUT}}$ , 106 MHz PFD, and 1 MHz Loop Bandwidth)




Figure 8. Charge Pump Output Characteristics

## THEORY OF OPERATION

### REFERENCE INPUT SECTION

The reference input stage is shown in Figure 9. SW1 and SW2 are normally closed switches. SW3 is normally open. When power-down is initiated, SW3 is closed and SW1 and SW2 are opened. This ensures that there is no loading of the REF<sub>IN</sub> pin on power-down.




Figure 9. Reference Input Stage

04537-015

### RF INPUT STAGE

The RF input stage is shown in Figure 10. It is followed by a 2-stage limiting amplifier to generate the CML clock levels needed for the prescaler.




Figure 10. RF Input Stage

04537-016

### PRESCALER P

The prescaler, operating at CML levels, takes the clock from the RF input stage and divides it down to a manageable frequency for the PFD. The prescaler can be selected to be either 8, 16, 32, or 64, and is effectively the N value in the PLL synthesizer. The terms N and P are used interchangeably in this data sheet. N1 and N2 set the prescaler values. The prescaler value should be chosen so that the prescaler output frequency is always less than or equal to 120 MHz, the maximum specified PFD frequency. Thus, with an RF frequency of 4 GHz, a prescaler value of 64 is valid, but a value of 32 or less is not valid.

$$f_{VCO} = [N] \times \frac{f_{REFIN}}{2}$$

### R COUNTER

The R counter is permanently set to 2. It allows the input reference frequency to be divided down by 2 to produce the reference clock to the phase frequency detector (PFD).

### PHASE FREQUENCY DETECTOR (PFD) AND CHARGE PUMP

The PFD takes inputs from the R counter and the N counter (prescaler, P) and produces an output proportional to the phase and frequency difference between them. Figure 11 is a simplified schematic. The PFD includes a fixed, 3 ns delay element that controls the width of the antibacklash pulse. This pulse ensures that there is no dead zone in the PFD transfer function and minimizes phase noise and reference spurs.




Figure 11. PFD Simplified Schematic and Timing (In Lock)

04537-017

**MUXOUT**

The output multiplexer on the [ADF4007](#) allows the user to access various internal points on the chip. The state of MUXOUT is controlled by the M2 and M1 pins. Figure 12 shows the MUXOUT section in block diagram form.




Figure 12. MUXOUT Circuit

0-4537-018

**PFD Polarity**

The PFD polarity is set by the state of M2 and M1 pins as given in the Table 5. The ability to set the polarity allows the use of VCOs with either positive or negative tuning characteristics. For standard VCOs with positive characteristics (output frequency increases with increasing tuning voltage), the polarity should be set to positive. This is accomplished by tying M2 and M1 to a logic low state.

**CP Output**

The CP output state is also controlled by the state of M2 and M1. It can be set either to active (so that the loop can be locked) or to three-state (open the loop). The normal state is CP output active.



**USING THE ADF4007 AS A DIVIDER**

In addition to its use as a standard PLL synthesizer, the ADF4007 can also be used as a high frequency counter/divider with a value of 8, 16, 32, or 64. This can prove useful in a wide variety of applications where a higher frequency signal is readily available.

Figure 14 shows the ADF4007 used in this manner with the ADF4360-7.

This part is an integrated synthesizer and VCO, in this case operating over a range of 1200 MHz to 1500 MHz. With divide-by-8 chosen in the ADF4007 (N2 = 0, N1 = 0), the output range is 150 MHz to 187.50 MHz.




Figure 14. Using the ADF4007 to Divide-Down the Output of the ADF4360-7

04437-020

## PCB DESIGN GUIDELINES FOR CHIP SCALE PACKAGE


The lands on the chip scale package (CP-20-6) are rectangular. The printed circuit board pad for these should be 0.1 mm longer than the package land length and 0.05 mm wider than the package land width. Center the land on the pad to ensure that the solder joint size is maximized.

The bottom of the chip scale package has a central thermal pad. The thermal pad on the printed circuit board should be at least as large as this exposed pad. The printed circuit board should have a clearance of at least 0.25 mm between the thermal pad and the inner edges of the pad pattern to ensure that shorting is avoided.

Thermal vias may be used on the printed circuit board thermal pad to improve thermal performance of the package. If vias are used, they should be incorporated in the thermal pad at 1.2 mm pitch grid. The via diameter should be between 0.30 mm and 0.33 mm, and the via barrel should be plated with 1 oz. copper to plug the via.

Connect the printed circuit board thermal pad to AGND.

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-WGGD-1.

Figure 15. 20-Lead Lead Frame Chip Scale Package [LFCSP\_WQ]  
 4 mm × 4 mm Body, Very Very Thin Quad  
 (CP-20-6)  
 Dimensions shown in millimeters

08-16-2010-B

ORDERING GUIDE

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
ADF4007BCPZ	-40°C to +85°C	20-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-20-6
ADF4007BCPZ-RL	-40°C to +85°C	20-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-20-6
ADF4007BCPZ-RL7	-40°C to +85°C	20-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-20-6
EVAL-ADF4007EBZ1		Evaluation Board	

<sup>1</sup> Z = RoHS compliant part.

**NOTES**



**NOTES**